A 1 MHz Compact Digitally Controlled Perceptron Integrated Circuit Implementation with Process Insensitivity

نویسنده

  • Marina Del Rey
چکیده

implementations utilize a CMOS inverter to obtain a sigmoid response, making the output wave form process sensitive, i.e. making it unpredictable from one integrated circuit to another [5]. predictable output independent of process parameters and thermal effects . Other strengths in this design are its speed and the fact that each weight is fully programmable with up to eight bits of resolution while maintaining a compact size. Each integrated circuit will comprise a single interconnected layer capable of being cascaded to form a multiple layer network. The proposed neural network integrated circuit could be easily mass produced and potentially has a wide range of applications, such as video signal compression/expansion.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Techniques for high-performance digital frequency synthesis and phase control

This thesis presents a 3.6-GHz, 500-kHz bandwidth digital AE frequency synthesizer architecture that leverages a recently invented noise-shaping time-to-digital converter (TDC) and an all-digital quantization noise cancellation technique to achieve excellent in-band and out-of-band phase noise, respectively. In addition, a passive digital-toanalog converter (DAC) structure is proposed as an eff...

متن کامل

A Monotonic Digitally Controlled Oscillator with Self- Calibration in 65nm CMOS Technology

This paper presents a self-calibration circuit to correct the non-monotonic response in the cascading digitally controlled oscillator (DCO). The proposed calibration circuit can solve the non-monotonic problem when the coarse-tuning control code is changed. The proposed DCO implemented with a standard performance 65nm CMOS process can output frequency ranges from 58.7 MHz to 481.6 MHz. And the ...

متن کامل

Radio Frequency Front-End Circuitry for an Implantable Multiple Frequency Coil

Introduction: Signal-to-noise ratio (SNR) of nuclear magnetic resonance (NMR) imaging and spectroscopy of implanted bio-artificial tissue constructs can be improved by placing a NMR receiver coil around the implanted construct and receive the NMR signal response through inductive coupling with the external surface coil [1]. The limitation of this approach is that the implanted coil cannot be di...

متن کامل

Realization of a Mixed-Mode Neural Coprocessor for Signal Processing

A hybrid architecture for neural coprocessing is presented. A fixed set of analog multipliers and capacitors (analog memory) emulates Multilayer Perceptrons through digitally-controlled multiplexing. Parallelism is partially preserved, then, without direct analog implementation of the whole structure. Details of system VLSI implementation are given, along with simulation results that validate s...

متن کامل

Low Jitter ADPLL based Clock Generator for High Speed SoC Applications

An efficient architecture for low jitter All Digital Phase Locked Loop (ADPLL) suitable for high speed SoC applications is presented in this paper. The ADPLL is designed using standard cells and described by Hardware Description Language (HDL). The ADPLL implemented in a 90 nm CMOS process can operate from 10 to 200 MHz and achieve worst case frequency acquisition in 14 reference clock cycles. ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2007